To facilitate CMOS scaling beyond the 65 nm technology node, high-permittivity gate dielectrics such as HfO 2 will be needed in order to achieve sub-1.3nm equivalent oxide thickness (EOT) with suitably low gate leakage, particularly for low-power applications. Polycrystalline silicongermanium (poly-SiGe) is a promising gate material because it is compatible with a conventional CMOS process flow, and because it can yield significantly lower electrical gate-oxide thickness as compared with poly-Si. In this paper, the effects of the gate material (Si vs. SiGe) and gate deposition rate on EOT and gate leakage current density are investigated. Poly-Si 0.75 Ge 0.25 gate material yields the lowest EOT and is stable up to 950 o C for 30 seconds, providing 2 orders of magnitude lower leakage current compared to poly-Si gate material. A faster gate deposition rate (achieved by using S 2 H 6 instead of SiH 4 as the gaseous Si source) is also effective for minimizing the increases in EOT and leakage current with high-temperature annealing.
INTRODUCTION
Continued scaling of CMOS technology beyond the 65 nm technology node will require changes in transistor gate-stack materials, especially for low-power applications [1] . For the gate dielectric, materials with higher permittivity than SiO 2 will be needed to avoid excessively high gate leakage current. HfO 2 is one of the most promising candidates to replace SiO 2 , because of its high permittivity (k ~ 25), thermodynamic stability, and large energy-band offsets with Si. For the gate electrode, polycrystalline silicon (poly-Si) has been the preferred material because it offers simplicity of process integration. However, when poly-Si is used as the gate material together with HfO 2 as the gate dielectric, increases in equivalent oxide thickness (EOT) and gate leakage current can result upon high-temperature annealing (e.g. during source/drain formation) due to the formation of an intermediary layer at the HfO 2 /Si interface [2] . Recently, polycrystalline silicon-germanium (poly-SiGe) has received much attention as an alternative gate-electrode material, because it alleviates gate depletion and boron penetration issues, and yields thinner EOT for HfO 2 gate dielectric [3] [4] [5] . In this paper, we investigate the effect of the gate electrode material (e.g. Si vs. SiGe) and gate deposition rate on HfO 2 gate dielectric characteristics. EOT and gate leakage current are evaluated by using MOS capacitors, and physical thickness and composition are analyzed by cross-sectional transmission electron microscopy (XTEM) with energy dispersion spectroscopy (EDS). This paper is organized as follows: section 2 describes the experimental work performed; section 3 presents the electrical characteristics of the HfO 2 gate dielectric and physical analysis results for poly-Si gate vs. polySiGe gate; section 4 summarizes the findings of this work. 4 or Si 2 H 6 as the gaseous Si source, and GeH 4 as the gaseous Ge source. In order to minimize gate depletion, the gate films were doped in-situ using PH 3 . The gate deposition conditions are summarized in Table I . Shorter deposition times were used for poly-Si 0.75 Ge 0.25 and poly-Si deposited using Si 2 H 6 , in order to achieve the same film thickness. After gate patterning, the wafers were annealed for 30sec at various temperatures up to 950 o C in nitrogen ambient. Finally, forming gas anneals were done at 600°C and 400°C sequentially [6] . [7] and used to extract the EOT values as indicated. Figure 2 shows the MOS capacitor current vs. voltage (I-V) characteristics. The leakage current for poly-Si gate deposited using SiH 4 is much larger than that of poly-Si gate deposited using Si 2 H 6 or poly-Si 0.75 Ge 0.25 gate. This indicates that a reduction in gate deposition thermal budget is very effective for reducing leakage current through the HfO 2 gate dielectric. Note that the leakage current increases with annealing temperature. The C-V and I-V measurements together show that poly-Si as a gate material yields thicker EOT with higher leakage current, as compared with poly-Si 0.75 Ge 0.25 , for HfO 2 gate dielectric. These results cannot be explained simply by the formation of an interfacial layer. In order to elucidate the leakage mechanism, the gate current dependence on temperature was investigated for HfO 2 capacitors with either poly-Si (deposited using SiH 4 ) or poly-Si 0.75 Ge 0.25 gate material, as shown in Figure 3 . The current shows an exponential dependence on voltage and temperature, which corresponds to Frenkel-Poole emission [8] . From the characteristic slope for different gate voltages from -1.0V to -1.5V, the trap energy level in HfO 2 was extracted to be 0.29 ± 0.04 eV. Since the same trap energy level is seen for each gate material, but the polySi 0.75 Ge 0.25 -gated devices exhibit ~100× lower leakage current, it is concluded that the HfO 2 defect density is lower for poly-Si 0.75 Ge 0.25 gate material. 
EXPERIMENT
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Cross-sectional TEM analyses showed that a bottom interfacial layer exists at the HfO 2 /Si interface before and after high-temperature annealing, for both poly-Si and poly-Si 0.75 Ge 0.25 gate materials. This interfacial layer was likely formed during the Hf oxidation process, due to excessive oxidation. Thus, the increase in leakage current upon high-temperature annealing cannot be attributed to the bottom interfacial layer. On the other hand, at the top interface between the HfO 2 and the gate electrode, the formation of an interfacial film upon annealing was observed. Figure 4 shows that the density of this film is much higher for poly-Si gate. From compositional analyses, it was found that the oxygen concentration inside poly-Si is much higher that that inside poly-Si 0.75 Ge 0.25 (Table II) . This implies that the top interfacial film is more oxygen-rich film for poly-Si gate as compared to poly-Si 0.75 Ge 0.25 gate. In order to explain all of the experimental results in this study, the following mechanism is proposed: During high-temperature annealing, oxygen is gettered from the HfO 2 by the gate, making the HfO 2 oxygen-deficient. Gate leakage therefore increases because of the increased density of oxygen vacancies through which electrons can flow (by Frenkel-Poole emission). The gettering effect is enhanced with annealing temperature, and significantly reduced for polySi 0.75 Ge 0.25 gate material. 
CONCLUSION
Poly-Si 0.75 Ge 0.25 is an attractive gate material for application with HfO 2 gate dielectric, because it can provide higher gate capacitance (lower EOT) and lower leakage as compared with poly-Si. For poly-Si gate material, increases in EOT and gate leakage current with high-temperature annealing can be reduced by lowering the thermal budget for the gate deposition process. The formation of a top interfacial layer and oxygen vacancy defects in HfO 2 during high-temperature annealing is proposed as the mechanism for the observed increases in EOT and leakage current.
